

Sonata Board 1.1



CONTENT

PAGE NO.	SCHEMATIC PAGE
02A	BLOCK DIAGRAM - DART-MX8M
02B	BLOCK DIAGRAM - DART-MX8M-MINI
02C	BLOCK DIAGRAM - DART-MX8M-PLUS
02D	BLOCK DIAGRAM - DART-MX95
02E	BLOCK DIAGRAM - DART-MX93
02F	BLOCK DIAGRAM - DART-MX91
03A	DART-MX8M
03B	DART-MX8M-MINI
03C	DART-MX8M-PLUS
03D	DART-MX95
03E	DART-MX93
03F	DART-MX91
04	POWER, RTC, BOARDID
05	ETH, uSD, AUDIO, MIPI-CSI
06	HDMI
07	PCIe, MIPI-DSI, UART DBG
08	USB C OTG, USB HOST
09	LCD, JTAG, I2C EXP, GPIO, SEC
10	HEADERS, MECHANICS
11	BOOT CONFIG & MODE
12	CAN FD INTERFACE
13	ETHERNET2

Disclaimer:

SchematicS are for reference only.
 Variscite LTD provides no warranty for the use of these schematics.
 Schematics are subject to change without notice.

Revision History

Document	Carrier	Description
1.0	1.0	New layout to support DART-MX95, DART-MX93 & DART-MX91
1.1	1.1	<ol style="list-style-type: none"> Adding DT91 & DT93 block diagrams and symbols DART-MX95 V1.1 J3.48 and J3.50 GPIO swap Change IO EXP. #3 (U37) address to 0x22 SPI contention issue - U8.16 connect to U8.1 Remove R172 Combine R1 and R2. R1 removed, R2 changed to 174K and R3 changed to 31.6K Connect 3.8 LED to regulator PGOOD pin Buffer enable when RGB mode is off - Connect U26.7 to U37.2 Put RGMII filters on clock signals only. Enable SOM_SNVS power by DIP SW when DT95 R28 changed to 1K C205 changed to 1nF - solve DT95 boot always from eMMC Remove SFP CLK EMI filtre L16 SFP RX p/n swap Replace DT95 symbols Add RGB 666 LCD connector - J36 Solve LDO RTC issue <ul style="list-style-type: none"> Replace R102 and R106 with diode Adding 1K resistr between 12V and U24 Replace C136 to 10uF Add voltage divider to Q10 to protect it fom burning Trusted Platform Module (TPM) U60

For complete alternate function per pin and specific SOM please refer to: "DART Compatibility and Pinout.XLS" located at: ftp://ftp.variscite.com/DART_Compatibility




Title 01. Cover			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev 1.1
Designer: Shay V.	Approved By:		
Date: Wednesday, April 16, 2025	Sheet 1	of	23

02A. Block Diagram - DART-MX8M

Sonata-Board V1.1

Doc rev 1.0



I2C BUS ADDRESS:

- I2C1: Internal to SOM
- I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150AHXMP
0x3C CSI P1 Camera (1V8) OV5640
- I2C3: PU - 5K on SOM
0x60 SOM - Int. power ctrl.
0x2D USB3 HUB
0xXX Header J12
- I2C4: PU - 10K on U8
10K on custom
0x3C CSI P2 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm




Title 02A. Block Diagram with DART-MX8M			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev 1.1
Designer: Shay V.		Approved By:	
Date: Wednesday, April 02, 2025		Sheet 2 of 23	

02B. Block Diagram - DART-MX8M-MINI

Sonata-Board V1.1

Doc rev 1.0

DART-MX8M-MINI



I2C BUS ADDRESS:

- I2C1: Internal to SOM
- I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150AHXMP
0x3C CSI P1 Camera (1V8) OV5640
- I2C3: PU - 5K on SOM
0x1A SOM - Int. CODEC
0x2D USB3 HUB
0xXX Header J12
- I2C4: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm




Title 02B. Block Diagram with DART-MX8M-MINI			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev 1.1
Designer: Shay V.		Approved By:	
Date: Wednesday, April 02, 2025		Sheet 3 of 23	

Sonata-Board V1.1

Doc rev 1.2

DART-MX8M-PLUS



I2C BUS ADDRESS:

- I2C1: Internal to SOM
- I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150AHXMP
0x3C CSI P1 Camera (1V8) OV5640
- I2C3: PU - 5K on SOM

0x2D USB3 HUB
0xXX Header J12
- I2C4: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm


Variscite

Title: 02B. Block Diagram with DART-MX8M-MINI			
Size: A3	Document Number: Sonata Board	Project: Sonata Board	Rev: 1.1
Designer: Shay V.		Approved By:	
Date: Wednesday, April 02, 2025		Sheet 4 of 23	

02D. Block Diagram - DART-MX95

Sonata Board V1.1

Doc rev 1.2




Title 02D. Block Diagram with DART-MX95			
Size A3	Document Number Sonata Board	Project Sonata Board	Rev 1.1
Designer: Shay V.		Approved By:	
Date: Wednesday, April 02, 2025		Sheet 5 of 23	

02E. Block Diagram - DART-MX93

Sonata Board V1.1

Doc rev 1.0




Variscite

Title: 02E. Block Diagram with DART-MX93			
Size: A3	Document Number: Sonata Board	Project: Sonata Board	Rev: 1.1
Designer: Shay V.		Approved By:	
Date: Wednesday, April 02, 2025		Sheet: 6 of 23	

02F. Block Diagram - DART-MX91

Sonata Board V1.1

Doc rev 1.0




Variscite

Title: 02D. Block Diagram with DART-MX93			
Size: A3	Document Number: Sonata Board	Project: Sonata Board	Rev: 1.1
Designer: Shay V.		Approved By:	
Date: Wednesday, April 02, 2025		Sheet 7 of 23	


03A - DART-MX8M Connectors

- ETH/MDIO
- I2C4
- WIFI HOST WAKE
- QSPI B/NAND
- PCIe
- CSII
- JTAG
- BOOT MODE
- HDMI
- SAI1 BOOT CFG
- ECSPI1
- UART
- LVDS/DSI
- USB2
- USB1
- SOM VBAT


- ETH/MDIO
- CTRL: ON/OFF, POR, PMIC_ON, PMIC_STBY
- QSPI A/NAND
- PCIe
- SD2 WiFi Shared
- CODEC/SAI3
- UART4 Shared w/BT
- WDOG + I2C2
- SAI5 RX
- SAI2 RX/TX
- SAI1 BOOT CFG
- UART
- LVDS/DSI
- SPDIF
- GPIO1
- CSI2




TOP
DART-MX8M_J1
CB



BOTTOM
DART-MX8M_J2
CB









LEFT
DART-MX8M_J3
CB



Note: Pinname with /*/ prefix denotes a HW assy option.




03. DART-MX8M Connectors

Size A2	Document Number	Project	Rev 1.1
	Sonata Board	Sonata Board	
Designer: Shay V.	Approved By:		
Date: Wednesday, April 02, 2025	Sheet	8	of 23



Note: Pinname with /*/ prefix denotes a HW assy option.




Title			
03B. DART-MX8M Connectors			
Size A2	Document Number	Project	Rev 1.1
	Sonata Board	Sonata Board	
Designer: Shay V.	Approved By:		
Date: Wednesday, April 02, 2025	Sheet 9 of 23		



Note: Pinname with /*/ prefix denotes a HW assy option.

Title: 03C. DART-MX8M-PLUS Connectors			
Size A2	Document Number	Project	Rev 1.1
	Sonata Board	Sonata Board	
Designer: Shay V.	Approved By:		
Date: Wednesday, April 02, 2025	Sheet 10	of 23	

03D - DART-MX95 Connectors





Note: Pinname with /*/ prefix denotes a HW assy option.



03D. DART-MX95 Connectors			
Size A2	Document Number Sonata Board	Project Sonata Board	Rev 1.1
Designer: Shav V.	Date: Wednesday, April 02, 2025	Approved By:	Sheet 11 of 23

03E - DART-MX93 Connectors




Note: Pinname with /*/ prefix denotes a HW assy option.



03E - DART-MX93 Connectors			
Size A2	Document Number Sonata Board	Project Sonata Board	Rev 1.1
Designer: Shay V.	Approved By:	Date: Wednesday, April 02, 2025	
Sheet 12		of 23	


03F - DART-MX91 Connectors



DART-MX91_J1



DART-MX91_J2




















DART-MX91_J3

Note: Pinname with /*/ prefix denotes a HW assy option.




03F. DART-MX91 Connectors			
Size A2	Document Number	Project	Rev 1.1
	Sonata Board	Sonata Board	
Designer: Shay V.	Approved By:		
Date: Wednesday, April 02, 2025	Sheet	13	of 23

04. Power, RTC, Board ID




05. ETH, uSD, AUDIO, MIPI-CSI


uSD CARD




Gigabit Ethernet (Internal)




MIPI-CSI0 + MIPI-CSI1




AUDIO




10GB/DSI SWs



ETH 10G ref clk 156.25MHz LVDS




10G Ethernet SFP+ Copper/Fiber




Title: 05. ETH, uSD, AUDIO, MIPI-CSI			
Size A2	Document Number	Project	Rev 1.1
	Sonata Board	Sonata Board	
Designer: Shay V.	Approved By:		
Date: Sunday, April 20, 2025	Sheet	15	of 23


HDMI PATH




HDMI EDGE CONNECTOR



R53 R66 R60 R77
REMOVE TO ACCESS
ALF FUNC. OF MX8MP ON:
HDMI_CEC
HDMI_HPD
HDMI_DDC_SCL
HDMI_DDC_SDA




PCIe1 CLK DIST.



PCIe compliant 100MHz OSC with HCSL signaling

LAYOUT NOTE: Differential Impedance: 100 ohms

PCIe1 M.2 M Key Vertical Connector




LAYOUT NOTE: USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Differential Impedance: 90 ohms

LAYOUT NOTE: Place AC caps close to the M.2 connector


LAYOUT NOTE: PCIe Differential Pairs. Follow PCIe routing guidelines. Differential Impedance: 80 ohms. Length match +0.5mil

DART-MX8MP MIPI-DSI ON PS Compatible to Symphony J7+J8



When assembling R216 R219 remove C43 C42

PCIe2 M.2 M Key Vertical Connector




LAYOUT NOTE: USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Differential Impedance: 90 ohms

LAYOUT NOTE: Place AC caps close to the M.2 connector

LAYOUT NOTE: PCIe Differential Pairs. Follow PCIe routing guidelines. Differential Impedance: 80 ohms. Length match +0.5mil


PCIe2 CLK DIST.



PCIe compliant 100MHz OSC with HCSL signaling


LAYOUT NOTE: Differential Impedance: 100 ohms

USB UART DEBUG



LAYOUT NOTE: USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Differential Impedance: 90 ohms

PCIe SWs




SEL=L, A-B as DT95 PCIe2 (Default)
SEL=H, A-C as DT95 I/Os

SEL=L, A-B as DT95 PCIe2 (Default)
SEL=H, A-C as DT8MP DSI


LAYOUT NOTE: Place parallel termination resistors as close to the SOM connector as possible.

IMX95 SAI interface voltage is 3.3V




08. USB TYPE C, USB 3 HUB


USB#1 - DRP USB TYPE C




5V Source Load Switch




USB HUB Bypass to Port A Connector




USB#2 - HOST USB3.0 HUB



USB3.0 Type-C crossbar switch

































Config Channel Logic Detection & Indication of Plug Orientation




NOTE for native USB ID on IMX8MP:
Usage of native USB ID for IMX8MP requires patches not included in the formal release, pull up should be to 1.8V.
For simple OTG function connect GPIO1_I010 to U46 PTN ID output. same solution apply also for DART-MX8M and MINI USBx_ID can be left floating if not used.

Note:
VBUS active discharge replaced with bleeder


09. LVDS, TOUCH, JTAG, I2C EXP



10. HEADERS, Mechanics, Pull Ups




FTDI Adapter can be purchased @ DigiKey :
<https://www.digikey.com/product-detail/en/ftdi-future-technology-devices-international-ltd/TTL-232R-3V3/768-1015-ND/1836393>
 See pinout: http://www.ftdichip.com/Support/Documents/DataSheets/Cables/DS_TTL-232R_CABLES.pdf




HW NOTE:
Remove R111 & R113 (see CAN-FD page) to use different ALT Func. on J7



SW NOTE:
Set EXP_CSI_BUF_EN_B high to use SAI2_RXFS & SAI2_RXD0 on J8




QSPI HEADER




MECHANICS



SW NOTE:
Requires GPIO on J1.29 configured as interrupt input



HW NOTE:
Remove R13 R17 (see CAN-FD page) to use different ALT Func. on J8.3 J8.7



Variscite

Title
10. HEADERS, Mechanics, Pull Ups

Size A3	Document Number Sonata Board	Project Sonata Board	Rev 1.1
------------	---------------------------------	-------------------------	------------

Designer: Shay V.
Date: Tuesday, May 13, 2025

Approved By:
Sheet 20 of 23

11. BOOT CONFIG & MODE

	INT. BOOT	EXT. BOOT	
SAI1_RXD0(GPIO4_IO02)	0	0	Need to Enable PU in DTS; See pp. 5
SAI1_RXD1(GPIO4_IO03)	0	0	
SAI1_RXD2(GPIO4_IO04)	0	0	
SAI1_RXD3(GPIO4_IO05)	0	0	
SAI1_RXD4(GPIO4_IO06)	0	0	
SAI1_RXD5(GPIO4_IO07)	0	0	
SAI1_RXD6(GPIO4_IO08)	0	0	
SAI1_RXD7(GPIO4_IO09)	0	0	
SAI1_TXD0(GPIO4_IO12)	0	0	
SAI1_TXD1(GPIO4_IO13)	0	0	
SAI1_TXD2(GPIO4_IO14)	0	1	
SAI1_TXD3(GPIO4_IO15)	0	0	
SAI1_TXD4(GPIO4_IO16)	0	1	
SAI1_TXD5(GPIO4_IO17)	1	0	
SAI1_TXD6(GPIO4_IO18)	0	0	
SAI1_TXD7(GPIO4_IO19)	0	0	

- Notes:
- Sampled on rising edge of POR_B
 - SOC PD during POR_B and after on BOOT_CFG[15:0] and BOOTMODE[1:0]
 - BOOT_MODE[1:0] = "10" is Internal Boot - Always used.
 - Active boot cfg for one dip sw sel EXTERNAL/INTERNAL

DART-MX8M-MINI Notes:

- Boot config lines do not follow the Mini datasheet in full
DART-MX8M-MINI have added logic to be compatible to DART-MX8M

DART-MX8M-PLUS Notes:


- Boot configuration set only by SAI1_TXD2 connected on DART via buffer to BOOT_MODE0

i.MX8M Plus Boot Mode

BOOT_MODE3	BOOT_MODE2	BOOT_MODE1	BOOT_MODE0	Boot Modes
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	0	1	1	USDHC2 (SD boot only, SD2)


CustomBoard Net: BOOT_MODE0 SAI1_TXD2
EN_SOM_VBAT_3V3 BOOT_MODE1

DART-MX8MP BOOT MODE




U35 U36 U30 Note:

- * Tristate buffers required not to pull ENET1 to 3.3V while running @ lower voltage.
- * Buffers required for DART-MX8M & DART-MX8M-MINI
- * For DART-MX8M-PLUS only U35 required




Title 11. BOOT CONFIG & MODE			
Size B	Document Number Sonata Board	Project Sonata Board	Rev 1.1
Designer: Shay V.		Approved By:	
Date: Wednesday, April 02, 2025		Sheet 21 of 23	



12. CAN FD Interface



CAN PHY 5Mb/s Limited



CAN PHY 12Mb/s Reference Design Only!




HW NOTE:
Remove R111 & R113 to use different ALT Func. on J7

R108 required to pull TXD low if SAI2_RXC not driving

NOTE FOR U6A U23A
- Located on bottom side
- When assembling the ADM3058E IC removal of TCAN332 is a must!


CAN PHY 12Mb/s Reference Design Only!



Title 12. CAN FD Interface			
Size A4	Document Number Sonata Board	Project Sonata Board	Rev 1.1
Designer: Shay V.		Approved By:	
Date: Wednesday, April 02, 2025		Sheet 22 of 23	

13. ENET1 Gigabit Ethernet



Straps:
LEDs - active HIGH, address 00001b
SOM PHY MDIO address 00000b



NOTE for EXP ENET1 IO LEVEL:
L: 3.3V (PHY in RESET - IOs tristated and 3.3V tolerant)
H: 1.8V (PHY active)
For a simplified design connected directly to a free GPIO;


LAYOUT NOTE:
Place 100nF Capacitors for each power pin.
Place the capacitors as close as possible to the chip.

LAYOUT NOTE:
Giga Ethernet Differential Pair. Follow Giga Ethernet routing guidelines.
Differential Impedance: 100 ohms




NOTE:
For DT8MP net SOM_VDD_PHY_1V8 connected to NVCC_SAI1_SAI5 which is an output from the DT8MP programmable PMIC LDO.

This output voltage will set SAI1 and SAI5 pads voltage level;
With DT8MCustomBoard-V1.x and earlier it is set to 3.3V. On DT8MCustomBoard-V2.x it is set to 1.8V for RGMII.
Bypass with 4.7uF min. 6.3V capacitor.



NOTE for U63:
Required for compatibility to DT8M & DT8MM where SAI1 levels are fixed to 3.3V;



NOTE:
Test points used to access DT8M & DT8MM SAI1 signals;
Levels are fixed to 3.3V by modules;
These test points located on the Print Side of the PCB.

- SAI1_RXD2(GPIO4_IO04) >> TP21
- SAI1_RXD3(GPIO4_IO05) >> TP33
- SAI1_RXD4(GPIO4_IO06) >> TP24
- SAI1_RXD5(GPIO4_IO07) >> TP28
- SAI1_RXD6(GPIO4_IO08) >> TP27
- SAI1_RXD7(GPIO4_IO09) >> TP32
- SAI1_TXC(GPIO4_IO11) >> TP23
- SAI1_TXFS(GPIO4_IO10) >> TP26
- SAI1_TXD0(GPIO4_IO12) >> TP29
- SAI1_TXD1(GPIO4_IO13) >> TP22
- SAI1_TXD2(GPIO4_IO14) >> TP30
- SAI1_TXD3(GPIO4_IO15) >> TP31
- SAI1_TXD5(GPIO4_IO17) >> TP25
- SAI1_TXD4(GPIO4_IO16) >> TP34

Title: 13. Ethernet2

Size: A3	Document Number: Sonata Board	Project: Sonata Board	Rev: 1.1
----------	-------------------------------	-----------------------	----------

Designer: Shay V. Approved By: _____
Date: Tuesday, April 22, 2025 Sheet 23 of 23