

# VAR-DT8MCustomBoard



## CONTENT

PAGE NO.	SCHEMATIC PAGE
02.	BLOCK DIAGRAM
03.	DART-MX8M
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO, MIPI-CSI
06.	HDMI, DP
07.	PCIE, NAND, UART DBG
08.	USB C OTG, USB HOST
09.	LVDS, TOUCH, JTAG, GP SWS
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	PINMUX J1 & J2 & J3

### Disclaimer:


SchematicS are for reference only.  
Variscite LTD provides no warranty for the use of these schematics.  
Schematics are subject to change without notice.

## Revision History

Document	Carrier	Description
1.0	1.0	INITIAL
1.1	1.1	1st Release
1.2	1.2	Schottky_SSMINI - Replace symbol (swapped pin 1 and 2 to match silk) e.g. D1 DART_J1.31 - Update connector for NVCC_ENET pin R110 - Assemble for PMIC_ON_REQ to go low for >130ms BASE_PER_3V8 - feedback taken from SOM_VBAT (close to SOM) -Rev1.1. add on wire R159 and R156 - Remove to allow FPF2193 auto restart R176 - Replaced to 17.8K to allow for 5.4V power supply C157 - Added on input power eFUSE - filter glitches R65 - Remove - Part of boot config - not required. Open Solder mask and add thermal pad under SOM

Title 01. Cover			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.2_R4
Designer: Oded A. VPC0310	Approved By:		
Date: Thursday, September 27, 2018	Sheet	1	of 12

# 02. Block Diagram



**I2C BUS ADDRESS:**

I2C1: Internal to SOM

I2C2: PU - 10K on U8  
 10K on custom  
 0x54 BOARD ID EEPROM Page0  
 0x55 BOARD ID EEPROM Page1  
 0x68 RTC  
 0x38 CAPACITIVE TOUCH CTRLR  
 0x3D USB-C CC Logic PTN5150AHXMP  
 0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM  
 0x60 SOM - Int. power ctrl.  
 0x2D USB3 HUB  
 0XXX Header J12

I2C4: PU - 10K on U8  
 10K on custom  
 0x3C CSI P1 Camera (1V8) OV5640  
 0XXX Header J12  
 0XXX mPCIe J23 & J32


- Important Notes:**
1. Length match for HS signals according to SOM DS
  2. USB routed as 90 ohm Diff pairs
  3. PCIe/SATA routed as 85 ohm Diff pairs
  4. LVDS routed as 100 ohm Diff pairs
  5. Other fast changing signals routed as 50 ohm

Title: 02. Block Diagram

Size: A3	Document Number: VAR-DT8MCustomBoard	Project: VAR-DT8MCustomBoard	Rev: 1.2_F4
Designer: Oded A. VPC0310	Approved By:		
Date: Tuesday, September 25, 2018	Sheet: 2	of 12	


03 - DART-MX8M Connectors

- ETH/MDIO
- I2C4
- WiFi HOST WAKE
- QSPI B/NAND
- PCIe
- CSI1
- JTAG
- BOOT MODE
- HDMI
- SAI1 BOOT CFG
- ECSP11
- UART
- LVDS/DSI
- USB2
- USB1
- SOM VBAT




DART-MX8M\_J1 CB

TOP




DART-MX8M\_J2 CB

BOTTOM





DART-MX8M\_J3 CB

LEFT



- ETH/MDIO
- CTRL: ON/OFF, POR, PMIC\_ON, PMIC\_STBY
- QSPI A/NAND
- PCIe
- SD2 WiFi Shared
- CODEC/SAI5
- UART4 Shared w/BT
- WDOG + I2C2
- SAI5 RX
- SAI2 RX/TX
- SAI1 BOOT CFG
- UART
- LVDS/DSI
- SPDIF
- GPIO1
- CSI2




Note: Pinname with /\*/ prefix denotes a HW assy option.




03. DART-MX8M Connectors			
Rev	Document Number	Project	Rev
A2			P4
Designer:	Cedric A. VPC0310	Approved By:	
Date:	Tuesday, September 25, 2018	Sheet	3 of 12

# 04. Power, RTC, Board ID


## 5VDC/4A POWER JACK




## PWR JACK 5V IN OVP/OCV




## POWER SW/ (ON/OFF)




## 3.3V/3A BASE




## 1.8V/0.3A BASE




## 1.5V/0.3A #1 BASE




## 1.5V/0.3A #2 BASE




## 3.45V/3A FROM PWR JACK




## SOM SNVS




## RTC BATTERY




## RESET & WATCHDOG




## SOM PWR




## BOARD ID




## SD POWER



## USB3 HUB POWER



## FAN : 5V/0.2A




04. Power, RTC, Board ID			
Size A2	Document Number	Project	Rev #2_R4
Designer: Oded A. VPC0310		Approved By:	
Date: Thursday, September 27, 2018		Sheet 4 of 12	

# 05. ETH, uSD, AUDIO, MIPI-CSI

## uSD CARD

SDR104


**LAYOUT NOTE:**  
Place close to SOM connector



LAYOUT NOTE:


## Gigabit Ethernet2

Giga Ethernet Differential Pair,  
Follow Giga Ethernet routing  
guidelines.  
Differential Impedance: 100 ohms



## MIPI-CSI0 + MIPI-CSI1


Connects to Variscite Custom MIPI-CSI2 Camera Board  
Qualified with x2 OV5640.




## AUDIO

### Headphones


**LAYOUT NOTE:**  
CODEC HP-OUTFB need to short  
with AGND on connector



### Line In



### DIGITAL MIC



Title 05. ETH, uSD, AUDIO, MIPI-CSI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.2_R4
Designer: Date:	Oded A. VPC0310 Tuesday, September 25, 2018	Approved By: Sheet	5 of 12









# 07. PCIe, NAND, USB DEBUG

## mPCIexp CS

### PCIe CLK DIST.





## QSPI TEST POINTS ON PS




## mPCIexp ON PS


### PCIe CLK DIST.








## NAND



## USB UART DEBUG



**07. PCIe, NAND, USB DEBUG**  
 Size: A2  
 Document Number: VAR-DTBMCustomBoard  
 Project: [Blank]  
 Rev: 1.2\_R4  
 Designer: Oded A. VPC0310  
 Approved By: [Blank]  
 Date: Tuesday, September 25, 2018  
 Sheet: 7 of 12













# 10. HEADERS, Pull Ups



## 3.3V HEADERS



## USED FOR VARISCITE TESTING




## I2C PULL UP




## MECHANICS

### SOM MOUNTING STANDOFF

Place on TOP



### CHASSIS HOLES



**Variscite**


Title: 10. HEADERS, Mechanics, Pull Ups

Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.2
Designer: Oded A. VPC0310	Approved By:		Sheet 10 of 12
Date: Tuesday, September 25, 2018			



# 11. BOOT CONFIG & MODE

Address	7	6	5	4	3	2	1	0
0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
0x470[15:8]	Infinite-Loop (Debug USE only) 0 - Disable 1 - Enable		0 01 - SD/eSD 0 10 - MMC/eMMC		Port Select: 0 0 - eSDHC1 - INT eMMC 0 1 - eSDHC2 - EXT	Power Cycle Enable 0 - No power cycle 1 - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) 0 - through SD pad 1 - direct	
0x470[15:8]			011 - NAND	Pages in Block: 00 - 128 01 - 64 10 - 32 11 - 256	Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5			
0x470[15:8]			100 - QSPI	QSPI Instance 0 - QuadSPI0 1 - Reserved	SDR SMP: "000": Default "001-111"			
0x470[15:8]			110 - SPI NOR		Port Select: 000 - eCSPI1 001 - eCSPI2	SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)		
0x470[15:8]		Others - Reserved for future use						
	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved			Reserved
MMC/eMMC	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.	Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved	USDHC1 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V		
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8	Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 15 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.				Reserved
QSPI	0x470[7:0]	HSPHS: Half Speed Phase Selection 0: select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0: one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0: select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0: one clock delay 1: two clock delay	Reserved	Reserved	Reserved
SPINOR	0x470[7:0]	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved



- Notes:
- Sampled on rising edge of POR\_B
  - 90K ohm Int. SOC PD during POR\_B and after on BOOT\_CFG[15:0] and BOOTMODE[1:0]
  - BMODE[1:0] = "10" is Int. Boot
  - Active boot cfg for one dip sw sel SD/eMMC
  - Yellow marks default setting
  - Green marks setting for SD/eMMC boot



# 12. PINMUX J1 & J2 & J3

	ALT0	ALT1	ALT2	ALT3	ALT5	ALT6	ALT IC	CB_FUNCTION	
NAND_DATA00	NAND_DATA00	OSPIA_DATA0			GP03_I06				<b>J1</b>
NAND_DATA01	NAND_DATA01	OSPIA_DATA1			GP03_I07				
NAND_DATA02	NAND_DATA02	OSPIA_DATA2			GP03_I08				
NAND_DATA03	NAND_DATA03	OSPIA_DATA3			GP03_I09				
NAND_DATA04	NAND_DATA04	OSPIA_DATA4			GP03_I10				
NAND_DATA05	NAND_DATA05	OSPIB_DATA0			GP03_I11				
NAND_DATA06	NAND_DATA06	OSPIB_DATA1			GP03_I12				
NAND_DATA07	NAND_DATA07	OSPIA_DATA3			GP03_I13				
NAND_CE0_B	NAND_CE0_B	OSPIA_SS0_B			GP03_I001				
NAND_CE2_B	NAND_CE2_B	OSPIA_SS0_B			GP03_I003				
NAND_DQS	NAND_DQS	OSPIA_DQS			GP03_I014				
NAND_ALE	NAND_ALE	OSPIA_SCLK			GP03_I007				
NAND_WP_B	NAND_WP_B				GP03_I018				
NAND_WE_B	NAND_WE_B				GP03_I017				
NAND_RE_B	NAND_RE_B				GP03_I015				
NAND_CLE	NAND_CLE	OSPIB_SCLK			GP03_I005				
NAND_READY_B	NAND_READY_B				GP03_I016				
CONN_S02_CLK	S02_CLK				GP03_I013				
CONN_S02_DATA0	S02_DATA0				GP02_I015				
CONN_S02_DATA1	S02_DATA1				GP02_I016				
CONN_S02_DATA2	S02_DATA2				GP02_I017				
CONN_S02_DATA3	S02_DATA3				GP02_I018				
CONN_S02_C0D	S02_C0D				GP02_I014				
CONN_S02_CD_B	S02_CD_B				GP02_I012				
CONN_S02_IHST	S02_IHST				GP02_I019				
ETH_TRK0_N	ENET_T02				GP01_I019		ETH_TRK0_N		
ETH_TRK0_P	ENET_T03				GP01_I018		ETH_TRK0_P		
ETH_TRK1_N	ENET_T00				GP01_I021		ETH_TRK1_N		
ETH_TRK1_P	ENET_T01				GP01_I020		ETH_TRK1_P		
ETH_TRK2_N	ENET_RB1				GP01_I027		ETH_TRK2_N		
ETH_TRK2_P	ENET_RB0				GP01_I026		ETH_TRK2_P		
ETH_TRK3_N	ENET_RD3				GP01_I029		ETH_TRK3_N		
ETH_TRK3_P	ENET_RD2				GP01_I028		ETH_TRK3_P		
ENET_TX_CTL_BYP	ENET_TX_CTL				GP01_I022		NOT CONNECTED		
LED_LNK100_100	ENET_TXC				GP01_I023		LED_LNK100_100		
LED_LNK1000	ENET_TXC				GP01_I026		LED_LNK1000		
LED_ACT	ENET_RX_CTL				GP01_I024		LED_ACT		
ENET_MD0	ENET_MD0				GP01_I017			SOM used w/"WB0"	
ENET_MD0	ENET_MD0C				GP01_I016			SOM used w/"WB0"	
GP01_I000	GP01_I000				REF CLK_32K			SOM used w/"WB0"	
IC2_SCL	IC2_SCL				GP05_I001				
IC2_SDA	IC2_SDA				GP05_I002				
					GP05_I003				
					GP05_I004				
					GP05_I005				
					GP05_I006				
					GP05_I007				
					GP05_I008				
					GP05_I009				
					GP05_I010				
					GP05_I011				
					GP05_I012				
					GP05_I013				
					GP05_I014				
					GP05_I015				
					GP05_I016				
					GP05_I017				
					GP05_I018				
					GP05_I019				
					GP05_I020				
					GP05_I021				
					GP05_I022				
					GP05_I023				
					GP05_I024				
					GP05_I025				
					GP05_I026				
					GP05_I027				
					GP05_I028				
					GP05_I029				
					GP05_I030				
					GP05_I031				
					GP05_I032				
					GP05_I033				
					GP05_I034				
					GP05_I035				
					GP05_I036				
					GP05_I037				
					GP05_I038				
					GP05_I039				
					GP05_I040				
					GP05_I041				
					GP05_I042				
					GP05_I043				
					GP05_I044				
					GP05_I045				
					GP05_I046				
					GP05_I047				
					GP05_I048				
					GP05_I049				
					GP05_I050				
					GP05_I051				
					GP05_I052				
					GP05_I053				
					GP05_I054				
					GP05_I055				
					GP05_I056				
					GP05_I057				
					GP05_I058				
					GP05_I059				
					GP05_I060				
					GP05_I061				
					GP05_I062				
					GP05_I063				
					GP05_I064				
					GP05_I065				
					GP05_I066				
					GP05_I067				
					GP05_I068				
					GP05_I069				
					GP05_I070				
					GP05_I071				
					GP05_I072				
					GP05_I073				
					GP05_I074				
					GP05_I075				
					GP05_I076				
					GP05_I077				
					GP05_I078				
					GP05_I079				
					GP05_I080				
					GP05_I081				
					GP05_I082				
					GP05_I083				
					GP05_I084				
					GP05_I085				
					GP05_I086				
					GP05_I087				
					GP05_I088				
					GP05_I089				
					GP05_I090				
					GP05_I091				
					GP05_I092				
					GP05_I093				
					GP05_I094				
					GP05_I095				
					GP05_I096				
					GP05_I097				
					GP05_I098				
					GP05_I099				
					GP05_I100				
					GP05_I101				
					GP05_I102				
					GP05_I103				
					GP05_I104				
					GP05_I105				
					GP05_I106				
					GP05_I107				
					GP05_I108				
					GP05_I109				
					GP05_I110				
					GP05_I111				
					GP05_I112				
					GP05_I113				
					GP05_I114				
					GP05_I115				
					GP05_I116				
					GP05_I117				
					GP05_I118				
					GP05_I119				
					GP05_I120				
					GP05_I121				
					GP05_I122				
					GP05_I123				
					GP05_I124				
					GP05_I125				
					GP05_I126				
					GP05_I127				
					GP05_I128				
					GP05_I129				
					GP05_I130				
					GP05_I131				
					GP05_I132				
					GP05_I133				
					GP05_I134				
					GP05_I135				
					GP05_I136				
					GP05_I137				
					GP05_I138				
					GP05_I139				
					GP05_I140				
					GP05_I141				
					GP05_I142				
					GP05_I143				
					GP05_I144				
					GP05_I145				
					GP05_I146				
					GP05_I147				
					GP05_I148				
					GP05_I149				
					GP05_I150				
					GP05_I151				
					GP05_I152				
					GP05_I153				